NXP Semiconductors /LPC43xx /SDMMC /MINTSTS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MINTSTS

Description

Masked Interrupt Status Register

Fields

CDET	Card detect. Interrupt enabled only if corresponding bit in interrupt mask register is set.
RE	Response error. Interrupt enabled only if corresponding bit in interrupt mask register is set.
CDONE	Command done. Interrupt enabled only if corresponding bit in interrupt mask register is set.
DTO	Data transfer over. Interrupt enabled only if corresponding bit in interrupt mask register is set.
TXDR	Transmit FIFO data request. Interrupt enabled only if corresponding bit in interrupt mask register is set.
RXDR	Receive FIFO data request. Interrupt enabled only if corresponding bit in interrupt mask register is set.
RCRC	Response CRC error. Interrupt enabled only if corresponding bit in interrupt mask register is set.
DCRC	Data CRC error. Interrupt enabled only if corresponding bit in interrupt mask register is set.
RTO	Response time-out. Interrupt enabled only if corresponding bit in interrupt mask register is set.
DRTO	Data read time-out. Interrupt enabled only if corresponding bit in interrupt mask register is set.
HTO	Data starvation-by-host time-out (HTO). Interrupt enabled only if corresponding bit in interrupt mask register is set.
FRUN	FIFO underrun/overrun error. Interrupt enabled only if corresponding bit in interrupt mask register is set.
HLE	Hardware locked write error. Interrupt enabled only if corresponding bit in interrupt mask register is set.
SBE	Start-bit error. Interrupt enabled only if corresponding bit in interrupt mask register is set.
ACD	Auto command done. Interrupt enabled only if corresponding bit in interrupt mask register is set.
EBE	End-bit error (read)/write no CRC. Interrupt enabled only if corresponding bit in interrupt mask register is set.
SDIO_INTERRUPT	Interrupt from SDIO card. SDIO interrupt for card enabled only if corresponding sdio_int_mask bit is set in Interrupt mask register (mask bit 1 enables interrupt; 0 masks interrupt). 0 - No SDIO interrupt from card 1 - SDIO interrupt from card In MMC-Ver3.3-only mode, this bit is always 0.
RESERVED	Reserved

Links

()